tetris/main.S

264 lines
4.9 KiB
ArmAsm
Raw Normal View History

2024-02-20 12:50:23 +01:00
.file "main.S"
#include <msp430g2553.h>
2024-02-27 15:10:38 +01:00
#include "colors.h"
2024-02-20 12:50:23 +01:00
#define PC r0
#define SP r1
#define SR r2
2024-02-27 15:32:35 +01:00
.section ".data"
2024-02-23 10:39:57 +01:00
screendata:
2024-02-27 15:32:35 +01:00
.rept 3
.byte 0
.endr
2024-02-23 21:20:16 +01:00
screendataend:
2024-02-27 15:32:35 +01:00
.byte 0xff
.section ".rodata","a"
screendata_tmpl:
.byte _blue
.byte _red
.byte _blue
screendataend_tmpl:
2024-02-23 21:20:16 +01:00
.byte 0xff
2024-02-27 14:23:32 +01:00
2024-02-27 15:10:38 +01:00
;; color definitions according to https://learn.sparkfun.com/tutorials/lilypad-protosnap-plus-activity-guide/3-custom-color-mixing
2024-02-23 10:39:57 +01:00
red:
colors1:
2024-02-27 15:10:38 +01:00
.byte 0xff ;; red
2024-02-23 10:39:57 +01:00
colors2:
2024-02-27 15:10:38 +01:00
.byte 0x00 ;; green
2024-02-23 10:39:57 +01:00
colors3:
2024-02-27 15:10:38 +01:00
.byte 0x00 ;; blue
2024-02-23 10:39:57 +01:00
.byte 0
blue:
2024-02-27 15:10:38 +01:00
.byte 0x00
.byte 0x00
.byte 0xff
2024-02-23 10:39:57 +01:00
.byte 0
green:
2024-02-27 15:10:38 +01:00
.byte 0x00
.byte 0xff
.byte 0x00
.byte 0
orange:
.byte 0xff
.byte 0x80
.byte 0x00
.byte 0
rose:
.byte 0xff
.byte 0x00
.byte 0x80
.byte 0
magenta:
.byte 0xff
.byte 0x00
.byte 0xff
.byte 0
violet:
.byte 0x80
.byte 0x00
.byte 0xff
.byte 0
azure:
.byte 0x00
.byte 0x80
.byte 0xff
.byte 0
cyan:
.byte 0x00
.byte 0xff
.byte 0xff
.byte 0
springgreen:
.byte 0x00
.byte 0xff
.byte 0x80
.byte 0
chartreuse:
.byte 0x80
.byte 0xff
.byte 0x00
.byte 0
yellow:
.byte 0xff
.byte 0xff
.byte 0x00
2024-02-23 10:39:57 +01:00
.byte 0
2024-02-20 12:50:23 +01:00
;; .text is the name of the section, it is a hint for the linker to
;; allocate the section
;; ax: a means allocatable by linker, x means executable
;; @progbits is a hint for the linker to allocate this section into
;; program memory (flash)
.section ".text","ax",@progbits
_start:
;; disable watchdog
mov.w #WDTPW|WDTHOLD,&WDTCTL
;; configure clock system to the highest frequency
mov.b #DCO0|DCO1|DCO2,&DCOCTL
mov.b #XT2OFF|RSEL0|RSEL1|RSEL2|RSEL3,&BCSCTL1
mov.b #0,&BCSCTL2
mov.b #0,&BCSCTL3
;; initialize stack pointer with value from linker
mov.w #__stack, SP
2024-02-27 15:32:35 +01:00
mov.w #screendata, r7
mov.w #screendataend, r8
mov.w #screendata_tmpl, r9
_start_load_next:
mov.b @r9, @r7
inc.w r7
inc.w r9
cmp.w r7, r8
jnz _start_load_next
2024-02-20 12:50:23 +01:00
init:
2024-02-23 10:39:57 +01:00
;; configuration of GPIO Ports
mov.b #BIT0|BIT1|BIT2,&P1DIR
2024-02-27 11:25:57 +01:00
mov.b #0,&P1OUT
2024-02-23 10:39:57 +01:00
mov.b #BIT1|BIT4,&P2DIR
mov.b #BIT1|BIT4,&P2SEL
2024-02-20 12:50:23 +01:00
;; timer configuration
;; configure and stop timer
;; cycle time is 56.25ns
2024-02-23 10:39:57 +01:00
mov.w #ID_0|MC_0|TACLR|TASSEL_2,&TA1CTL
2024-02-20 12:50:23 +01:00
;; 2.0us
2024-02-23 10:39:57 +01:00
mov.w #45,&TA1CCR0
2024-02-20 12:50:23 +01:00
;; a bit less
2024-02-23 10:39:57 +01:00
mov.w #10,&TA1CCR1
mov.w #22,&TA1CCR2
2024-02-20 12:50:23 +01:00
;; configure output mode for TA0.1
2024-02-23 10:39:57 +01:00
mov.w #CCIE,&TA1CCTL0
mov.w #OUTMOD_7,&TA1CCTL1
mov.w #OUTMOD_7,&TA1CCTL2
;; initialize bit-counter for isr
mov.b #0x01,r6
2024-02-27 11:25:57 +01:00
;; initialize isr-sync register, signal BYTE_DONE for the first start
mov.b #0x01,r4
2024-02-23 10:39:57 +01:00
2024-02-23 21:20:16 +01:00
;; screen data start/next into r7
mov.w #screendata, r7
;; screen data end into r8
mov.w #screendataend, r8
2024-02-23 10:39:57 +01:00
;; start timer in up mode
bis.w #MC0,&TA1CTL
2024-02-20 12:50:23 +01:00
;; enable interrupts
eint
2024-02-23 21:20:16 +01:00
2024-02-23 10:39:57 +01:00
;; r4: synchronization between mainloop and isr
;; r5: data byte to be handled by isr
2024-02-20 12:50:23 +01:00
mainloop:
2024-02-23 10:39:57 +01:00
;; prepare next byte to handle by isr
2024-02-23 21:20:16 +01:00
cmp.w r7,r8
2024-02-27 11:25:57 +01:00
jz mainloop_data_done
;; load next data byte
2024-02-23 21:20:16 +01:00
mov.b @r7,r9
inc.w r7
2024-02-23 10:39:57 +01:00
2024-02-27 14:23:32 +01:00
;; multiple color code by four to get color data
rla.b r9
rla.b r9
;; enable isr
bis #0x02, r4
mainloop_wait_for_isr_0:
2024-02-23 10:39:57 +01:00
;; check bit0 in sync register
bit #0x01,r4
2024-02-27 14:23:32 +01:00
jz mainloop_wait_for_isr_0
2024-02-23 10:39:57 +01:00
;; load data
2024-02-27 14:23:32 +01:00
mov.b colors1(r9), r5
;; clear BYTE_DONE
bic #0x01, r4
mainloop_wait_for_isr_1:
;; check bit0 in sync register
bit #0x01,r4
jz mainloop_wait_for_isr_1
;; load data
mov.b colors2(r9), r5
;; clear BYTE_DONE
bic #0x01, r4
mainloop_wait_for_isr_2:
;; check bit0 in sync register
bit #0x01,r4
jz mainloop_wait_for_isr_2
;; load data
mov.b colors3(r9), r5
2024-02-27 11:25:57 +01:00
;; clear BYTE_DONE
bic #0x01, r4
2024-02-23 10:39:57 +01:00
;; continue
2024-02-20 12:50:23 +01:00
jmp mainloop
2024-02-27 11:25:57 +01:00
mainloop_data_done:
;; signal all data processed, isr finish
bis #0x04, r4
bis #BIT2, &P1OUT
;; continue
jmp mainloop
2024-02-23 21:20:16 +01:00
2024-02-20 12:50:23 +01:00
; --- timer isr ---
2024-02-23 10:39:57 +01:00
;; r6: exclusively used by isr as bit-counter
timer1_a0_isr:
2024-02-27 11:25:57 +01:00
;; check isr enable bit
bit #0x02,r4
jz timer1_a0_isr_exit
2024-02-23 10:39:57 +01:00
2024-02-27 11:25:57 +01:00
;; shift msb of data register r5 into carry flag and set or reset P1.0 accordingly
2024-02-23 10:39:57 +01:00
rla.b r5
jnc timer1_a0_isr_false_bit
2024-02-27 11:25:57 +01:00
bis #BIT0,&P1OUT
2024-02-23 10:39:57 +01:00
jmp timer1_a0_isr_end
timer1_a0_isr_false_bit:
2024-02-27 11:25:57 +01:00
bic #BIT0,&P1OUT
2024-02-23 10:39:57 +01:00
timer1_a0_isr_end:
2024-02-27 11:25:57 +01:00
;; enable output
bis #BIT1, &P1OUT
;; roll bit-counter
2024-02-23 10:39:57 +01:00
rla.b r6
jnc timer1_a0_isr_exit
;; reset bit-counter
mov.b #0x01,r6
;; signal byte done
2024-02-27 11:25:57 +01:00
bis #0x01,r4
bit #0x04, r4
jz timer1_a0_isr_exit
;; disable isr
bic #0x02, r4
;; disable output
bic #BIT1, &P1OUT
2024-02-23 10:39:57 +01:00
timer1_a0_isr_exit:
reti
2024-02-20 12:50:23 +01:00
2024-02-23 10:39:57 +01:00
.section "__interrupt_vector_14","ax",@progbits
.word timer1_a0_isr
2024-02-20 12:50:23 +01:00
;; .resetvec comes from linker
.section ".resetvec","ax",@progbits
.word _start
.end