335 lines
7.9 KiB
ArmAsm
335 lines
7.9 KiB
ArmAsm
#include <msp430g2553.h>
|
|
#include "colors.h"
|
|
#include "canvasSize.h"
|
|
|
|
|
|
#define PC r0
|
|
#define SP r1
|
|
#define SR r2
|
|
|
|
|
|
;; ----------------------------------------------------
|
|
;; --- r4, r5 and r6 must not be used for any other ---
|
|
;; --- purpose ---
|
|
;; required for communication between drawscreen and isr
|
|
#define SIGNAL_REGISTER r4
|
|
#define SIGNAL_OCTET_DONE 0x01
|
|
#define SIGNAL_ISR_ENABLE 0x02
|
|
#define SIGNAL_ALL_DATA_DONE 0x04
|
|
#define SIGNAL_INIT_VALUE SIGNAL_OCTET_DONE
|
|
|
|
;; required for handover of data between drawscreen and isr
|
|
#define DATA_REGISTER r5
|
|
|
|
;; required for sequencing of isr
|
|
#define BIT_COUNTER_REGISTER r6
|
|
#define BIT_COUNTER_INIT_VALUE 0x01
|
|
;; ----------------------------------------------------
|
|
|
|
|
|
;; 2.48us
|
|
#define TIMER_COMPLETE 45
|
|
;; 1.18us
|
|
#define TIMER_LONG 22
|
|
;; 550ns
|
|
#define TIMER_SHORT 10
|
|
|
|
.macro set_data_bit
|
|
bis #BIT0, &P1OUT
|
|
.endm
|
|
.macro clear_data_bit
|
|
bic #BIT0, &P1OUT
|
|
.endm
|
|
.macro set_output_enable
|
|
bis #BIT1, &P1OUT
|
|
.endm
|
|
.macro clear_output_enable
|
|
bic #BIT1, &P1OUT
|
|
.endm
|
|
.macro set_debug
|
|
bis #BIT2, &P1OUT
|
|
.endm
|
|
.macro clear_debug
|
|
bic #BIT2, &P1OUT
|
|
.endm
|
|
.macro set_signal_waiting_for_data
|
|
bis #BIT3, &P1OUT
|
|
.endm
|
|
.macro clear_signal_waiting_for_data
|
|
bic #BIT3, &P1OUT
|
|
.endm
|
|
|
|
.section ".data"
|
|
screendata:
|
|
.rept (CANVAS_HEIGHT*CANVAS_WIDTH) + (MINI_CANVAS_HEIGHT*MINI_CANVAS_WIDTH) ;; number of leds in hardward
|
|
.byte 0
|
|
.endr
|
|
screendataend:
|
|
.byte 0xff
|
|
|
|
|
|
;; .text is the name of the section, it is a hint for the linker to
|
|
;; allocate the section
|
|
;; ax: a means allocatable by linker, x means executable
|
|
;; @progbits is a hint for the linker to allocate this section into
|
|
;; program memory (flash)
|
|
.section ".text","ax",@progbits
|
|
;; ----------------------------------------------------
|
|
_start:
|
|
;; disable watchdog
|
|
mov.w #WDTPW|WDTHOLD,&WDTCTL
|
|
|
|
;; configure clock system to the highest frequency
|
|
mov.b #DCO0|DCO1|DCO2,&DCOCTL
|
|
mov.b #XT2OFF|RSEL0|RSEL1|RSEL2|RSEL3,&BCSCTL1
|
|
mov.b #0,&BCSCTL2
|
|
mov.b #0,&BCSCTL3
|
|
|
|
;; initialize stack pointer with value from linker
|
|
mov.w #__stack, SP
|
|
|
|
init:
|
|
;; configuration of GPIO Ports
|
|
;; BIT0: data bit
|
|
;; BIT1: output enable
|
|
;; BIT2: debug
|
|
;; BIT3: Signal waiting for data
|
|
mov.b #BIT0|BIT1|BIT2|BIT3, &P1DIR
|
|
mov.b #0,&P1OUT
|
|
;; BIT4: spi, UCB0STE
|
|
;; BIT5: spi, UCB0CLK
|
|
;; BIT6: spi, UCB0SOMI
|
|
;; BIT7: spi, UCB0SIMO
|
|
mov.b #BIT4|BIT5|BIT6|BIT7, &P1SEL
|
|
mov.b #BIT4|BIT5|BIT6|BIT7, &P1SEL2
|
|
;; BIT4: long pulse
|
|
;; BIT1: short pulse
|
|
mov.b #BIT1|BIT4,&P2DIR
|
|
mov.b #BIT1|BIT4,&P2SEL
|
|
|
|
;; timer configuration
|
|
;; configure and stop timer
|
|
;; cycle time is 56.25ns
|
|
mov.w #ID_0|MC_0|TACLR|TASSEL_2,&TA1CTL
|
|
;; 2.0us
|
|
mov.w #TIMER_COMPLETE,&TA1CCR0
|
|
;; a bit less
|
|
mov.w #TIMER_SHORT,&TA1CCR1
|
|
mov.w #TIMER_LONG,&TA1CCR2
|
|
;; configure output mode for TA0.1
|
|
mov.w #CCIE,&TA1CCTL0
|
|
mov.w #OUTMOD_7,&TA1CCTL1
|
|
mov.w #OUTMOD_7,&TA1CCTL2
|
|
|
|
;; spi configuration
|
|
;; USCI B to slave mode, enable STE and most significant bit first
|
|
mov.b #UCCKPH|UCSYNC|UCMODE_2|UCMSB, &UCB0CTL0
|
|
mov.b #0x00, &UCB0CTL1
|
|
|
|
;; make sure the isr will not immediately start
|
|
mov.b #SIGNAL_INIT_VALUE, SIGNAL_REGISTER
|
|
|
|
;; start timer in up mode
|
|
bis.w #MC0,&TA1CTL
|
|
;; enable interrupts
|
|
eint
|
|
|
|
|
|
;; ----------------------------------------------------
|
|
mainloop:
|
|
call #resetscreen
|
|
|
|
mainloop_draw:
|
|
call #drawscreen
|
|
|
|
set_signal_waiting_for_data
|
|
|
|
call #receivedata
|
|
|
|
clear_signal_waiting_for_data
|
|
|
|
jmp mainloop_draw
|
|
|
|
|
|
;; ----------------------------------------------------
|
|
resetscreen:
|
|
push r7
|
|
push r8
|
|
|
|
;; reset screen data
|
|
mov.w #screendata, r7
|
|
mov.w #screendataend, r8
|
|
resetscreen_continue:
|
|
mov.b #_off, @r7
|
|
inc.w r7
|
|
cmp.w r7, r8
|
|
jnz resetscreen_continue
|
|
|
|
pop r8
|
|
pop r7
|
|
ret
|
|
|
|
|
|
;; ----------------------------------------------------
|
|
receivedata:
|
|
push r9
|
|
push r10
|
|
|
|
;; wait for first octet
|
|
receivedata_wait_for_control_octet:
|
|
bit #UCB0RXIFG, &UC0IFG
|
|
jz receivedata_wait_for_control_octet
|
|
|
|
;; get control or address octet from buffer register
|
|
mov.b UCB0RXBUF, r9
|
|
;; check whether value == 0xfe (no more data)
|
|
cmp.b #0xfe, r9
|
|
;; no more data
|
|
jz receivedata_end
|
|
|
|
;; it is an address octet
|
|
receivedata_wait_for_octet:
|
|
bit #UCB0RXIFG, &UC0IFG
|
|
jz receivedata_wait_for_octet
|
|
|
|
;; get data octet from buffer register
|
|
mov.b UCB0RXBUF, r10
|
|
;; move it to the destination
|
|
mov.b r10, screendata(r9)
|
|
;; next address/control octet
|
|
jmp receivedata_wait_for_control_octet
|
|
|
|
receivedata_end:
|
|
pop r10
|
|
pop r9
|
|
ret
|
|
|
|
|
|
;; ----------------------------------------------------
|
|
drawscreen:
|
|
push r7
|
|
push r8
|
|
push r9
|
|
|
|
#define DATA_NEXT_ADDRESS_REGISTER r7
|
|
#define DATA_END_ADDRESS_REGISTER r8
|
|
#define NEXT_DATA_REGISTER r9
|
|
|
|
;; initialize bit-counter for isr
|
|
mov.b #BIT_COUNTER_INIT_VALUE, BIT_COUNTER_REGISTER
|
|
;; initialize isr-sync register, signal BYTE_DONE for the first start
|
|
mov.b #SIGNAL_OCTET_DONE, SIGNAL_REGISTER
|
|
|
|
;; screen data start/next into r7
|
|
mov.w #screendata, DATA_NEXT_ADDRESS_REGISTER
|
|
;; screen data end into r8
|
|
mov.w #screendataend, DATA_END_ADDRESS_REGISTER
|
|
|
|
drawscreen_continue:
|
|
;; prepare next byte to handle by isr
|
|
cmp.w DATA_NEXT_ADDRESS_REGISTER, DATA_END_ADDRESS_REGISTER
|
|
jz drawscreen_data_done
|
|
|
|
;; load next data byte
|
|
mov.b @DATA_NEXT_ADDRESS_REGISTER, NEXT_DATA_REGISTER
|
|
inc.w DATA_NEXT_ADDRESS_REGISTER
|
|
|
|
;; multiple color code by four to get color data
|
|
rla.b NEXT_DATA_REGISTER
|
|
rla.b NEXT_DATA_REGISTER
|
|
|
|
;; enable isr
|
|
bis #SIGNAL_ISR_ENABLE, SIGNAL_REGISTER
|
|
|
|
drawscreen_wait_for_isr_0:
|
|
;; check bit0 in sync register
|
|
bit #SIGNAL_OCTET_DONE, SIGNAL_REGISTER
|
|
jz drawscreen_wait_for_isr_0
|
|
;; load data
|
|
mov.b colors(NEXT_DATA_REGISTER), DATA_REGISTER
|
|
;; clear BYTE_DONE
|
|
bic #SIGNAL_OCTET_DONE, SIGNAL_REGISTER
|
|
drawscreen_wait_for_isr_1:
|
|
;; check bit0 in sync register
|
|
bit #SIGNAL_OCTET_DONE, SIGNAL_REGISTER
|
|
jz drawscreen_wait_for_isr_1
|
|
;; load data
|
|
mov.b colors+1(NEXT_DATA_REGISTER), DATA_REGISTER
|
|
;; clear BYTE_DONE
|
|
bic #SIGNAL_OCTET_DONE, SIGNAL_REGISTER
|
|
drawscreen_wait_for_isr_2:
|
|
;; check bit0 in sync register
|
|
bit #SIGNAL_OCTET_DONE, SIGNAL_REGISTER
|
|
jz drawscreen_wait_for_isr_2
|
|
;; load data
|
|
mov.b colors+2(NEXT_DATA_REGISTER), DATA_REGISTER
|
|
;; clear BYTE_DONE
|
|
bic #SIGNAL_OCTET_DONE, SIGNAL_REGISTER
|
|
|
|
;; continue
|
|
jmp drawscreen_continue
|
|
|
|
drawscreen_data_done:
|
|
;; signal all data processed, isr finish
|
|
bis #SIGNAL_ALL_DATA_DONE, SIGNAL_REGISTER
|
|
|
|
pop r9
|
|
pop r8
|
|
pop r7
|
|
ret
|
|
|
|
|
|
;; ----------------------------------------------------
|
|
; --- timer isr ---
|
|
;; r6: exclusively used by isr as bit-counter
|
|
shifter_isr:
|
|
;; check isr enable bit
|
|
bit #SIGNAL_ISR_ENABLE, SIGNAL_REGISTER
|
|
jz shifter_isr_exit
|
|
|
|
;; shift msb of data register r5 into carry flag and set or reset P1.0 accordingly
|
|
rla.b DATA_REGISTER
|
|
jnc shifter_isr_false_bit
|
|
set_data_bit
|
|
jmp shifter_isr_end
|
|
shifter_isr_false_bit:
|
|
clear_data_bit
|
|
|
|
shifter_isr_end:
|
|
;; enable output
|
|
set_output_enable
|
|
|
|
;; roll bit-counter
|
|
rla.b BIT_COUNTER_REGISTER
|
|
jnc shifter_isr_exit
|
|
|
|
;; reset bit-counter
|
|
mov.b #BIT_COUNTER_INIT_VALUE, BIT_COUNTER_REGISTER
|
|
;; signal byte done
|
|
bis #SIGNAL_OCTET_DONE, SIGNAL_REGISTER
|
|
|
|
;; check whether all data are processed
|
|
bit #SIGNAL_ALL_DATA_DONE, SIGNAL_REGISTER
|
|
jz shifter_isr_exit
|
|
;; disable isr
|
|
bic #SIGNAL_ISR_ENABLE, SIGNAL_REGISTER
|
|
;; disable output
|
|
clear_output_enable
|
|
|
|
shifter_isr_exit:
|
|
reti
|
|
|
|
|
|
;; ----------------------------------------------------
|
|
.section "__interrupt_vector_14","ax",@progbits
|
|
.word shifter_isr
|
|
|
|
;; .resetvec comes from linker
|
|
.section ".resetvec","ax",@progbits
|
|
.word _start
|
|
|
|
.end
|
|
|
|
|
|
|