

Programmable Sound Generator

FEATURES

- Full Software Control of Sound Generation
- Interfaces to Most 8-Bit and 16-Bit Microprocessors
- Three Independently Programmed Analog Outputs
 Two 8-Bit General Purpose I/O Ports (AY-3-8910)
- Two 8-Bit General Purpose I/O Ports (AY-3-8910
 One 8-Bit General Purpose I/O Port (AY-3-8912)
- Single +5 Volt Supply

DESCRIPTION

The AY-3-8910/8912/8913 Programmable Sound Generator (PSG) is a LSI Circuit which can produce a wide variety of complex sounds under software control. The AY-3-8910/8912/8913 is manufactured in the General Instrument N-Channel Ion Implant Process. Operation requires a single +5V power supply, a TTL compatible clock, and a microprocessor controller such as the General Instrument 18-bit CP1610 or one of the PIC1650 series of 8-bit microcomputers.

The PSG is easily interfaced to any bus oriented system. Its flexibility makes it useful in applications such as music synthesis, sound effects generation, audible alarms, tone signalling and FSK modems. The analog sound outputs can each provide 4 bits of logarithmic digital to analog conversion, greatly enhancing the dynamic range of the sounds produced.

In order to perform sound effects while allowing the processor to continue its other tasks, the PSG can continue to produce sound after the initial commands have been given by the control processor. The fact that realistic sound production often involves more than one effect is satisfied by the three independently controllable channels available in the PSG.

All of the circuit control signals are digital in nature and intended to be provided directly by a microprocessor/microcomputer. This means that one PSG can produce the full range of required sounds with no change in external circuitry. Since the frequency response of the PSG ranges from sub-audible at its lowest frequency to postaudible at its highest frequency, there are few sounds which are beyond reproduction with only the simplest electrical connections.

Since most applications of a microprocessor/PSG system would also require interfacing between the outside world and the microprocessor, this facility has been designed into the PSG. The AY-3-8910 has two general purpose 8-bit I/O ports and is supplied in a 40 lead package: the AY-3-8912 has one port and 28 leads: the AY-3-8913 has no ports and 24 leads.

PIN FUNCTIONS

DA7DA0 (input/output/high impedance):	pins 3037 (AY-3-8910)
Data/Address 70:	pins 2128 (AY-3-8912)
	pins 411 (AY-3-8913)

These 8 lines comprise the 8-bit bidirectional bus used by the microprocessor to send both data and addresses to the PSG and to receive data from the PSG. In the data mode, DA7--DA0 correspond to Register Array bits B7--B0. In the address mode, DA3--DA0 select the register number $(0-17_{\theta})$ and a DA7--DA4 in conjunction with address inputs A9 and A8 for the high order address (chip select).

A8 (input): pin 25 (AY-3-8910)
pin 17 (AY-3-8912)
pin 23 (AY-3-8913)
A9 (input): pin 24 (AY-3-8910)
pin 22 (AY-3-8913)
(not provided on AY-3-8912)

Address 9, Address 8

These "extra" address bits are made available to enable the positioning of the PSG (assigning a 16 word memory space) in a total 1,024 word memory area as defined by address bits DA7--DA0 alone. If the memory size does not require the use of these extra address lines they may be left unconnected as each is provided with either an on-chip pull down (AB) or pull-up (A8) resistor. In "noisy" environments, however, it is recommended that A9 and A8 be tied to an external ground and +5V, respectively, if they are not to be used.

9

DAO-7: P2.0-7

PIN CONFIGURATI	ONS				
40 LEAD DUAL IN LIN AY-3-8910	IE				
	Top View				
Vas (GND)		40 Vcc (+5V)			
N.C.		39 1 TEST 1			
ANALOG CHANNEL B		38 ANALOG CHANNEL C			
ANALOG CHANNEL A		37 DA0			
N.C. D	5	36 DA1			
1087 C	6	35 DA2 34 DA3			
IOB6 L	7	34 DA3 33 DA4			
IOBS L		32 D DA5			
IOB3		31 DA6			
IOB2		30 DA7			
IOB1		29 BC1			
IOB0 [28 D BC2			
IOA7 C		27 BDIR			
IOA6 C		26 TEST 2			
IOA5	16	25 A8			
IOA4 [10A3]	17	25 A8 24 A9 23 A9 23 ARESET			
IOA3 L	19	22 D CLOCK			
IOA1 C		21 D IOA0			
28 LEAD DUAL IN LIN AY-3-8912	E				
	Top View				
ANALOG CHANNEL C	•1	28 DA0			
TEST 1	2	27 DA1			
Vcc (+5V)	3	26 DA2			
ANALOG CHANNEL B	4	25 DA3			
ANALOG CHANNEL A	5	24 DA4 23 DA5			
	7	22 D DA6			
IOA7 C	8	21 D DA7			
IOA5	9	20 BC1			
IOA4	10	19 BC2			
IOA3 C	11	18 DBDIR			
IOA2		17 AB			
IOA1		16 RESET			
IOA0	14	15 CLOCK			
24 LEAD DUAL IN LINE					
	and the second division of the second divisio				
	Top View				
V _{ss} (GND)	•1	24 CHIP SELECT			
BDIR	2	23 48			
BDIR C BC1 C DA7 C	3				
DAG	5	21 RESET 20 CLOCK			
DAS C		19 Vss (GND)			
DA4 E	7	18 ANALOG C			
DA3	8	17 ANALOGA			
DA2		16 NO CONNECT			
DA1 C DA0 C	10	15 ANALOG B			
DAO	11	14 D TEST IN			
TEST OUT	12	13 P V _{CC}			