

Fig. 3 PSG REGISTER ARRAY

REGISTER		BIT	B7	B6	B5	B4	B3	B2	B1	B0
R0	Channel A Tone Period	8-BIT Fine Tune A								
R1		4-BIT Coarse Tune A								
R2		8-BIT Fine Tune B								
R3	Channel B Tone Period	4-BIT Coarse Tune B								
R4		8-BIT Fine Tune C								
R5		4-BIT Coarse Tune C								
R6	Noise Period	5-BIT Period Control								
R7	Enable	IN/OUT			Noise			Tone		
		IOB	IOA	C	B	A	C	B	A	
R10	Channel A Amplitude					M	L3	L2	L1	L0
R11	Channel B Amplitude					M	L3	L2	L1	L0
R12	Channel C Amplitude					M	L3	L2	L1	L0
R13	Envelope Period	8-BIT Fine Tune E								
R14		8-BIT Coarse Tune E								
R15	Envelope Shape/Cycle						CONT	ATT	ALT	HOLD
R16	I/O Port A Data Store	8-BIT PARALLEL I/O on Port A								
R17	I/O Port B Data Store	8-BIT PARALLEL I/O Port B								

↑
octal numbers!