add schematics
This commit is contained in:
parent
017c975c9a
commit
1a5d7129e6
BIN
docs/IMG_1860.jpeg
Normal file
BIN
docs/IMG_1860.jpeg
Normal file
Binary file not shown.
After Width: | Height: | Size: 1.6 MiB |
@ -30,6 +30,11 @@ Find a good pinout diagram at https://raw.githubusercontent.com/ppelleti/hs-wiri
|
|||||||
TX is at GPIO14, RX is at GPIO15 and RTS (control line for transmitter enable) is at GPIO17.
|
TX is at GPIO14, RX is at GPIO15 and RTS (control line for transmitter enable) is at GPIO17.
|
||||||
|
|
||||||
|
|
||||||
|
## Schematics
|
||||||
|
|
||||||
|

|
||||||
|
|
||||||
|
|
||||||
## Python snippet to test
|
## Python snippet to test
|
||||||
|
|
||||||
import serial.rs485
|
import serial.rs485
|
||||||
|
Loading…
x
Reference in New Issue
Block a user